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Piezoelectric Energy Harvesters (PEH) are usually used to convert mechanical energy (vibration, shocks) into electrical 
energy, in order to supply energy-autonomous sensor nodes in industrial, biomedical or domotic applications. Non-linear 
extraction strategies such as Synchronous Electrical Charge Extraction (SECE) [1-2], energy investing [3] or Synchronized 
Switch Harvesting on Inductor (SSHI) [4] have been developed to maximize the extracted energy from harmonic excitations. 
However, in most of today’s applications, vibrations are not periodic and mechanical shocks occur at unpredictable rates [4]. 
SSHI interfaces naturally seemed to be the most appropriate candidate for harvesting shocks as they exhibit outstanding 
performance in periodic excitations [4]. However, the SSHI strategy presents inherent weaknesses while harvesting shocks, 
since the invested energy stored in the piezoelectric capacitance cannot be recovered. 
 
In this work, we propose a self-starting, battery-less, 0.55mm2 integrated energy harvesting interface based on SECE strategy 
which has been optimized to work under shock stimulus. Due to the sporadic nature of mechanical shocks which imply long 
periods of inactivity and brief energy peaks, the interface’s average consumption is optimized by minimizing the quiescent 
power. A dedicated energy saving sequencing has thus been designed, reducing the static current to 30nA and enabling 
energy to be extracted with only one single 8µJ shock occurring every 100s. Our SECE-based circuit features a shock FoM 
1.6x greater than previous SSHI-based interfaces [4].  
 
The proposed system depicted in Fig.1 is made of a negative voltage converter rectifying the PEH output voltage, and a 
SECE power path controlled by a sequenced circuit. The sequencing is divided in 4 phases and the associated time diagrams 
are illustrated in Fig.2. During the sleeping mode T1, all blocks except the shock detection (SD) are turned off. During the 
starting phase, the energy is stored in CASIC through a cold-start path, increasing VASIC. This will progressively turn on the SD. 
Next, when stress applied to the piezoelectric material leads to an increase in VREC, the SD checks if the electrical energy 
converted by the piezoelectric transducer is sufficiently high to be harvested (VREC>VASIC). By setting FlagSHOCK, the SD 
enables the VASIC detection which determines whether the cold start path should be activated. If VASIC is below 1.5V, we 
consider that the stored energy is insufficient to start the SECE operation, and the cold start path remains connected in order 
to keep on charging CASIC. If this is not the case, the detection block sends the FlagSTART signal which disables the cold start, 
enables the peak detection and starts the maximum voltage detection phase T2. When VREC reaches its maximum, the system 
enters its harvesting phase T3. VN1 is set high, which connects the inductance L with the piezoelectric capacitance, CP. The 
dual mode comparator (DMC) is used in its zero crossing detection (ZCD) configuration, and detects when VREC goes below 
VTL=-14mV, which means that almost all the energy previously stored in CP has been extracted in L. Then, the system starts 
its storing phase T4. N1 is turned off, while P2 and N2 are turned on. The instant IL reaches zero, which is detected by the 
same DMC used in its Reverse Current Detection (RCD) configuration, indicates that all the energy that was stored in L during 
T3 has been transferred in CSTORE. Ultimately, the system returns to its sleep mode T1, waiting the next energy event. N3 acts 
as a freewheeling diode and provides a path to dissipate the remaining energy in L. 
 
Fig.3 shows detailed transistor-level schematics of the DMC and the Shock and VASIC Detections. During T3, the DMC is 
enabled in its ZCD configuration. M2 and M4 constitute a differential pair allowing VREC to be compared with the ground voltage. 
Due to M1, when VREC is high, only ¼ of the bias current flows through M1 and M2. As VREC decreases (thanks to the charge 
transfer occurring between CP and L), the current in M2 is increased, which improves the detection accuracy. Furthermore, 
the circuit consumption is reduced when VREC is high, since it is only useful to increase the comparator performances when 
VREC gets close to 0V. VHYST is initially high, which creates a -14mV offset on the input of the comparator. The circuit also 
includes a comparator which is used to accurately implement the zero crossing detection. During T4, the DMC switches to its 
RCD configuration. VHYST is set low, which suppresses the -14mV offset. In this phase, VREC is proportional to –IL, as N2 is 
turned on. Therefore, when IL decreases, VREC increases until it reaches 0V. Then, T1 starts. The DCM is disabled in order to 
avoid any unnecessary energy consumption, and only the SD is powered. Therefore, during T1, the 30nA@1.5V current 
drawn from CASIC is the one flowing through M17, as shown in Fig.3. When VREC increases, current starts flowing through M14 
which forces M16’s drain potential to increase. If VREC>VASIC, then FlagShock becomes high, which consequently enables the 
VASIC Detector by forcing M20 conduction. To avoid any ringing, a resistance RHYS is used to create a difference between the 
high (1.5V) and low (1.4V) threshold. The integrated resistances R1 and R2 enable the minimum of VASIC to be selected, to 
ensure the self-operation of the chip. In our case, we fixed this minimum VASIC at 1.5V. When this condition is satisfied, FlagStart 
is set high, thanks to a two-stage comparator.  
 
Our chip was fabricated in CMOS 40nm technology including 10V devices, and occupies a 0.55mm2 core area (Fig.7). In 
order to emulate both periodic and shock excitations, a MIDE piezoelectric generator (PPA1011) with a 5.67g mobile mass 
and a resonant frequency of 75.4 Hz has been placed on a shaker. The harvester has an intrinsic capacitance CP of 43nF. 
Fig.4 shows multiscale experimental waveforms of the interface circuit undergoing shocks with CSTORE and CASIC initially 
discharged. The shocks are applied every second, with various accelerations from 5 to 16G. The off-chip inductance L and 
capacitances CSTORE and CASIC values are 2.2mH, 100µF, and 10µF, respectively. After the first three shocks, which are used 
to store enough energy in CASIC thanks to the cold start power path, the system operates autonomously in its optimized mode 
and the energy is stored in CSTORE. For test purposes, when VSTORE reaches 2.8V, the energy monitoring block intermittently 
connects a 1kΩ load resistance to emulate the consumption of a sensor.  
 
The power stored in CSTORE was measured under shock and periodic vibrations for many VSTORE as shown in Fig.5. From 
weak to strong shocks, our chip harvested 2.8x to 4.2x more than the maximal energy harvested using an on-chip full bridge 
rectifier interface, while it reached a FoM of 3.14 under periodic excitation. In Fig.6, the performance of our chip is compared 
to prior art. We obtained a 1.6x shock FoM enhancement in comparison to previous work [4]. Our system also shows the best 
FoM under periodic excitation compared to other SECE interfaces [1-2]. The measured maximum end-to-end efficiency of 
our circuit is 94% under periodic excitation at 82µW which is the highest end-to-end efficiency compared to former work [1-
4]. The measured quiescent current in sleeping mode is 30nA@1.5V. This allows self-operation of our circuit with an input 
power as low as 80nW. We were able (using various PEH) to maintain an efficiency over 70% for input power below 14mW. 
The proposed IC in 40nm technology allows to add harvesting functionalities within a microcontroller die.  
 
 
References: 
[1] P. Gasnier et al., “An Autonomous Piezoelectric Energy Harvesting IC Based on a Synchronous Multi-Shot Technique,” 
IEEE Journal of Solid-State Circuits, vol. 49, no. 7, pp. 1561–1570, 2014. 
[2] T. Hehn et al., “A Fully Autonomous Integrated Interface Circuit for Piezoelectric Harvesters,” IEEE Journal of Solid-
State Circuits, vol. 47, no. 9, pp. 2185–2198, 2012. 
[3] D. Kwon et al., “A single-inductor 0.35-µm CMOS energy-investing piezoelectric harvester,” IEEE International Solid-
State Circuits Conference, pp. 78–79, 2013. 
[4] D. A. Sanchez et al., “21.2 A 4µW-to-1mW parallel-SSHI rectifier for piezoelectric energy harvesting of periodic and 
shock excitations with inductor sharing, cold start-up and up to 681% power extraction improvement,” IEEE International 
Solid-State Circuits Conference, pp. 366–367, 2016. 
	
	
	
	
	
	
	
	
	
	
	
	
	
				 	
Figure 1: Piezoelectric interface overview.    Figure 2: Waveforms, chronograms and sequencing of the control  
        circuit. 
	 	 	
Figure 3: Dual mode comparator and shock detector schematics  Figure 4: Measured transient waveforms of the proposed interface. 
	 	
Figure 5: Measured harvested power comparison between our interface and   Figure 6: Performances comparison with prior art. 
using an active standalone full bridge rectifier (FBR). 
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[1] [2] [3] [4] This Work Unit
Technology 350 350 350 350 40 nm
Chip Size 3.6 1.25 2.34 0.72 0.55 mm2
Scheme Type SECE SECE Energy Investing SSHI SECE -
Piezoelectric
Harvester Murata
MIDE 
V22B MIDE V22B
MIDE V21B 
& V22B
MIDE 
PPA1011 -
CP 23 19.5 15 26 43 nF
Excitation type Periodic Periodic Periodic & Shock
Periodic & 
Shock
Periodic & 
Shock -
Operation
Frequency 100 174 143 225 75.4 Hz
FOM (periodic)(2) ≈170 (1) 206 360 681 314 %
FOM (shocks)(3) N/A N/A - 269 420 %
Cold Startup Yes Yes No Yes Yes -
End-to-end 
Efficiency 61 85.3 69.2 ≈88(1) 94 %
Input power 
range 10-1000 5-500 - 4-1000 0.080-14000 µW
Quiescent current 1 0.3 0.1 ≈1(1) 0.03 µA
(1) Calculated from the paper (2) FOM (periodic) = "#$(Pout )f∙Voc2 ∙01 (3) FOM (shocks) = max(Pout )max(Pout FBD)
